 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| CMLDM7003 CMLDM7003J SURFACE MOUNT PICOminiTM DUAL N-CHANNEL ENHANCEMENT-MODE SILICON MOSFET Central TM Semiconductor Corp. DESCRIPTION: The CENTRAL SEMICONDUCTOR CMLDM7003 and CMLDM7003J are Enhancement-mode N-Channel Field Effect Transistors, manufactured by the N-Channel DMOS Process, designed for high speed pulsed amplifier and driver applications. The CMLDM7003 utilizes the USA pinout configuration, while the CMLDM7003J utilizes the Japanese pinout configuration. These special Dual Transistor devices offer low drain-source on state resistance (rDS(ON)). MARKING CODE: CMLDM7003: CMLDM7003J: SYMBOL VDS VDG VGS ID IDM PD PD PD TJ,Tstg JA SOT-563 CASE C30 C3J UNITS V V V mA A mW (Note 1) mW (Note 2) mW (Note 3) C C/W MAXIMUM RATINGS (TA=25C) Drain-Source Voltage Drain-Gate Voltage Gate-Source Voltage Continuous Drain Current Maximum Pulsed Drain Current Power Dissipation Power Dissipation Power Dissipation Operating and Storage Junction Temperature Thermal Resistance ELECTRICAL CHARACTERISTICS PER TRANSISTOR (TA=25C unless otherwise noted) SYMBOL TEST CONDITIONS MIN TYP MAX IGSSF, IGSSR VGS=5V 50 IGSSF, IGSSR VGS=10V 500 IGSSF, IGSSR VGS=12V 1.0 IDSS VDS=50V, VGS=0V 50 BVDSS VGS=0V, ID=10A 50 VGS(th) VDS=VGS, ID=250A 0.5 1.2 rDS(ON) VGS=1.8V, ID=50mA 1.6 2.3 rDS(ON) VGS=2.5V, ID=50mA 1.3 1.9 rDS(ON) VGS=5.0V, ID=50mA 1.1 1.5 gFS VDS=10V, ID=200mA 200 Crss VDS=25V, VGS=0, f=1.0MHz TBD Ciss VDS=25V, VGS=0, f=1.0MHz TBD Coss VDS=25V, VGS=0, f=1.0MHz TBD VSD VGS=0V, IS=115mA 1.4 P E R I L IN M Y R A -65 to +150 357 50 50 40 300 1.2 350 300 150 UNITS nA nA A nA V V mmhos pF pF pF V Notes: (1) Ceramic or aluminum core PC Board with copper mounting pad area of 4.0 mm2 (2) FR-4 Epoxy PC Board with copper mounting pad area of 4.0 mm2 (3) FR-4 Epoxy PC Board with copper mounting pad area of 1.4 mm2 R0 (26-June 2006) Central TM Semiconductor Corp. P IM SURFACE MOUNT PICOmini EL R DUAL N-CHANNEL ENHANCEMENT-MODE SILICON MOSFET CMLDM7003 RY NA CMLDM7003J I TM SOT-563 CASE - MECHANICAL OUTLINE CMLDM7003 (USA Pinout) CMLDM7003J (Japanese Pinout) LEAD CODE: 1) GATE Q1 2) SOURCE Q1 3) DRAIN Q2 4) GATE Q2 5) SOURCE Q2 6) DRAIN Q1 MARKING CODE: C30 LEAD CODE: 1) SOURCE Q1 2) GATE Q1 3) DRAIN Q2 4) SOURCE Q2 5) GATE Q2 6) DRAIN Q1 MARKING CODE: C3J R0 (26-June 2006) |
Price & Availability of CMLDM7003
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |